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Abstract- Voltage source converters (VSCs) with self-commutation 
ability are suitable to interconnect weak AC systems. This paper 
conducts a comparative study of the small-signal stability 
characteristics for three typical VSCs, namely, the two-level VSCs 
(TL-VSCs), the half-bridge modular multilevel converters (HB-
MMCs) and the hybrid MMCs (HY-MMCs), under weak AC 
system integration with special consideration on both inverter and 
rectifier operation. The frequency responses based on impedance 
models are compared using the frequency-domain analysis. The 
oscillation frequencies and mainly participated state variables of 
the unstable modes are compared using root locus and 
participation factor analysis in time-domain. Proper parameter 
retuning approaches for stability enhancement are proposed. The 
above analysis is adequately validated by electromagnetic 
simulations. 
 
Index Terms—Small-signal model, small-signal stability, modular 
multilevel converter, weak AC system, HVDC transmission. 
 
NOMENCLATURE 
Acronyms 
VSC voltage source converter 
MMC modular multilevel converter 
IGBT insulated gate bipolar transistor 
TL-VSC two-level voltage source converter 
HB-MMC half-bridge modular multilevel converter 
HY-MMC hybrid modular multilevel converter 
HBSM half-bridge sub-module 
FBSM full-bridge sub-module 
OHL overhead line 
SCR short circuit ratio 
ACC AC current controller 
DCC DC current controller 
CCSC circulating current suppression controller 
PLL phase lock loop 
PF participation factor 
PCC point of common coupling 
CCS controlled current source 
CVS controlled voltage source 
  
Subscripts 
x, y axis of the rotating frame synchronized with 
PCC voltage 
d, q axis of the rotating frame synchronized with 
the measured PCC voltage by PLL 
 
1 This work is sponsored by the Joint Funds of the National Natural Science 
Foundation of China (U1766211), the National Natural Science Foundation of 
China (51907068) and the Key Research and Development Program of Shaanxi 
(2017ZDXM-GY-135). (Corresponding author: Wang Xiang) 
X. Lu, and J. Wen are with the State Key Laboratory of Advanced 
Electromagnetic Engineering and Technology, Huazhong University of Science 
pu per unit 
fil filtered signals 
ref reference values 
  
Variables 
us AC system voltage 
Pac AC-side active power of converters 
Q reactive power of converters 
udc DC terminal voltage of VSCs 
idc DC terminal current of VSCs 
i AC-side current of VSCs 
uv AC-side voltage of VSCs 
up PCC voltage 
m modulation signal of VSCs 
mp, mn modulation signals for upper and lower arm 
iup, idn upper and lower arm current 
cpu

, cnu

 the total capacitor voltage of the upper and 
lower arm 
Mx,My/ 
Md,Mq 
fundamental-frequency modulation signal in 
xy / dq frame 
Mx2,My2/ 
Md2, Mq2 
second harmonic modulation signal in xy / dq 
frame 
Mdc DC modulation signal 
2cxu

, 2cyu

 second harmonic of cpu

 in xy frame 
cxu

, cyu

 fundamental-frequency part of cpu

 in xy 
frame 
0cu

 DC component of cpu

 
uc,avg average capacitor voltage, equal to 0cu

 
uvx, uvy uv in xy frame 
ix, iy / id, iq i in xy / dq frame 
idiff circulating current 
idiff0 DC component of idiff 
idiffx2, idiffy2 second harmonic of idiff in xy frame 
xP,xQ,xId,xIq state variables in ACC outer and inner loop 
xPdc,xIdc state variables in DCC outer and inner loop 
  
Parameters 
Rs/Ls equivalent AC system resistance/inductance 
KT turn-ratio of the AC transformer 
RT/LT AC transformer resistance/inductance 
Cdc lumped capacitance of TL-VSC 
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Csub capacitance of sub-modules in MMC 
Rarm equivalent resistance of MMC per arm  
Larm Arm inductance of MMC 
Lac AC inductance for TL-VSC 
Nsub total number of sub-modules in one MMC 
arm 
KPO/KPI proportional gain for ACC outer/inner loop 
KIO/KII integration gain for ACC outer/inner loop 
Lpu feedforward gain for AC current in ACC 
KPOdc/KPIdc proportional gain for DCC outer/inner loop 
KIOdc/KIIdc integration gain for DCC outer/inner loop 
KUdcs feed-forward gain of DC voltage 
KPpll/KIpll proportional and integration gain of PLL 
KPC/KIC proportional and integration gain for CCSC 
I. INTRODUCTION 
VSCs are self-commutated, which are suitable to 
interconnect renewable generation systems or other weak AC 
systems. Various topologies of VSCs have been applied in 
commercial applications, such as TL-VSCs [1], HB-MMCs [2] 
and HY-MMCs [3]. 
The TL-VSCs with IGBTs in series connection are adopted 
for integrating wind power or interconnecting asynchronous 
AC systems, with lumped DC capacitors installed at the DC-
side to support the DC link voltage. Restricted by the capacity 
and voltage withstand ability, TL-VSCs are mainly adopted in 
applications with low DC voltage and power ratings [1]. Driven 
by the need for high-voltage bulk-power transmission, MMCs 
based on HBSMs are proposed in [2]. The distributed capacitors 
in SMs relieve the requirement for the simultaneous triggering 
of IGBTs, making it easier to construct high DC voltage 
transmission. However, both TL-VSCs and HB-MMCs are 
vulnerable to DC faults [4][5], limiting their application in OHL 
transmission systems. The HY-MMC is proposed in [3], with 
FBSMs and HBSMs mixed in the phase arms. The negative 
insertion of the FBSMs endows HY-MMC with the ability to 
control its DC output voltage independently of the AC voltage. 
By optimally designing the sub-module ratio and the active 
fault current control strategy, HY-MMC can ride through DC 
faults without interruption [6][7]. 
The self-commutation ability of VSCs makes them 
applicable to the weak AC grid connection. The grid-side 
converter for the wind power generation system normally 
adopts TL-VSCs, which are usually integrated through long-
distance AC transmission lines with relatively large reactance, 
resulting in a weak AC system integration situation. Under such 
conditions, small-signal stability of TL-VSCs may be worsened 
because of the undesired interaction among different control 
units [8]-[10] or the negative resistance effect of the AC output 
impedance [12][13]. While for practical MMC projects, such as 
a ±350kV/ 1000MW back-to-back HVDC HB-MMC project 
[14], or a ±800kV hybrid three-terminal OHL-HVDC project 
employing HY-MMCs [15], the converter is normally 
connected to a strong AC system. But the SCR of the AC 
system can be varied due to the variation of the seasonal loads 
or the change of the grid structure by the scheduled maintenance 
or occasional AC faults. Therefore, MMCs may be forced to be 
connected with a weak AC system, which may cause small-
signal stability problems under usual operation points and 
regular control modes, such as high-frequency oscillation in the 
AC voltage [14][15], or a wide-band oscillation in the 
transmitted power as reported in [16]. 
The above-mentioned instability has been separately 
researched employing the time-domain modal analysis or the 
frequency-domain impedance analysis [8]-[16]. However, the 
instability characteristic of these three topologies under weak 
AC system integration has not been adequately compared. The 
small-signal dynamics for the TL-VSCs and HB-MMCs are 
compared in [17], which shows that HB-MMCs produce more 
complex interaction patterns due to the internal dynamics. 
Nevertheless, for the stability issue under weak AC system 
integration, whether the internal dynamics of MMCs may affect 
the stability characteristics still needs to be investigated. 
Existing publications mainly focus on one specific operation 
state for a single terminal VSC under constant AC voltage 
control mode. In practical MMC-HVDC projects, the reactive 
power control instead of the AC voltage is conventionally 
adopted. As mentioned before, the strength of the AC system 
may be suddenly weakened due to the tripping of AC 
transmission lines. The stability characteristics of VSCs under 
reactive power control needs to be investigated for a weak 
system connection. Moreover, some specially designed control 
strategies for HB-MMCs or HY-MMCs, such as the CCSC or 
the DC fault-ride-through control, may also affect the small-
signal stability and cause some difference. The comparative 
study needs to be conducted to obtain an in-depth understanding. 
The contributions of this paper are as follows: 
1) In this paper, the stability analysis with special 
consideration on both rectifier and inverter operation is carried 
out for VSCs under constant reactive power and DC voltage 
control, which is a more general control strategy for high-power 
MMC-HVDC projects. 
2) The stability comparison of TL-VSC, HB-MMC, and HY-
MMC is conducted for the first time under weak AC system 
integration, emphasizing the instability caused by excessive 
rectified or inverted active power. 
3) Both single-terminal-based frequency-domain impedance 
analysis and point-to-point-based time-domain modal analysis 
have been employed, and the results are compared. Detailed 
dynamics of the control system including PLL, sampling filters 
and various current controllers are modeled in the impedance 
and state-space small-signal models.  
4) Methods of retuning control parameters, including PLL, 
ACC, and DCC, are summarized to improve stability for 
different operation states. 
The paper is organized as follows. A brief derivation of the 
dynamic models for the three VSCs is displayed in Section II. 
The single-terminal-based impedance analysis is presented in 
Section III. Section IV demonstrates the root locus and PF 
analysis with increasing the active power penetration based on 
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a typical point-to-point system. The stability analysis results are 
validated by electromagnetic simulations in Section V. The 
improvement of stability by parameter adjustment is analyzed 
and validated in Section VI. The conclusion is finally drawn in 
Section VII. 
II. DYNAMIC MODELS 
The topologies for TL-VSC, HB-MMC, and HY-MMC are 
depicted in Fig. 1. The AC-side circuits of the three VSCs are 
the same. The parameters are listed in the Appendix. 
A. Electrical system model 
1) The AC-side equivalent circuits 
Based on the equivalent circuit shown in Fig. 1 (a), the 
dynamics of the AC current i can be obtained by applying KVL: 
 d ds T tot tot vu K R i L i t u    (1) 
where Rtot=(Rs+RT)/
2
T
K . For HB/HY-MMC, Ltot=(Ls+LT)/
2
T
K ; 
for TL-VSC, Ltot=Lac+(Ls+LT)/
2
T
K . 
For TL-VSCs, uv can be linked to udc by the modulation 
signal m[8]: 
 = 2v dcu mu  (2) 
Define the rotating frame xy which is synchronized with the 
PCC voltage up, and uv can be expressed in xy frame as: 
 = 2vx x dcu M u  (3) 
 = 2vy y dcu M u  (4) 
While for HB-MMC or HY-MMC, uv is associated with the 
upper or lower arm output voltage [20]: 
 = 2 d dv dc arm up arm up p cpu u R i L i t m u
    (5) 
 = 2 d dv dc arm dn arm dn n cnu u R i L i t m u
     (6) 
By adding up (5) and (6), we can obtain: 
  
d
= 2
2 2 d
arm arm
v n cn p cp
ve
R L i
u i m u m u
t
     (7) 
The last item in (7) is defined as the internal AC output 
voltage of MMC ev. Similarly, ev can be expressed in xy frame: 
 = , =
2 2
n cn p cp n cn p cp
vx vy
x y
m u m u m u m u
e e
       
   
   
   
 (8) 
By exploring the x and y components of the items in (8), we 
can obtain [18]: 
22
2 2
2
4 4 4 4 2
2
4 4 4 4 2
y yx x dc x
vx
vy y y yx x dc
M MM M M M
e
e M M MM M M
 
  
        
  
Σ
c
u  (9) 
where 2 2 0, , , ,
T
cx cy cx cy cu u u u u
       
Σ
cu . Mdc is usually set to be 
constant 1 in HB-MMCs. On the contrary, Mdc can be flexibly 
regulated in HY-MMCs due to the negative insertion of the sub-
modules [18]. 
 
Fig. 1.  Equivalent circuit and topologies of the three VSCs. 
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(a) AC-side equivalent circuit for TL-VSCs 
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(b) AC-side equivalent circuit for HB-MMCs or HY-MMCs 
Fig. 2.  AC-side equivalent circuits. 
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Fig. 3.  DC-side equivalent circuits. 
Based on the above derivation, the AC-side equivalent 
circuits for TL-VSC, HB-MMC, and HY-MMC are depicted in 
Fig. 2. The expressions of the AC-side controlled voltages are 
similar, which are the productions of the modulation signal and 
the capacitor voltage. 
2) The DC-side equivalent circuit 
For TL-VSC, the dynamics of capacitor voltage udc can be 
 
i udc
+
-
idc
(a) equivalent circuit
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uv
idcv
Cdc Larm
Csub
iup iup
Larm
Csub
idn idn
LsRs LTRTus
up
Pac+jQ
KT:1
Lac
uv uv
This paper is a post-print of a paper accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and is 
subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore. 
4 
described as: 
 
d
d
dc
dc dc dcv
u
C i i
t
   (10) 
The DC current idcv is generally obtained by considering the 
active power balance between the AC and DC side: 
  1.5 vx x vy y dc dcvu i u i u i   (11) 
Substitute (3) and (4) into (11), and we can obtain: 
  0.75dcv x x y yi M i M i   (12) 
Based on the above derivation, the DC-side equivalent circuit 
for TL-VSC is depicted in Fig. 3 (a). The CCS is generated by 
the production of the modulation signals and the AC current, 
and idc is provided from the DC network. 
For HB-MMC or HY-MMC, the dynamics of the capacitor 
voltage can be described as [20]: 
 
d
d
cp
arm p up
u
C m i
t

   (13) 
where Carm=Csub/Nsub. 
If we expand the expressions of the variables in (13) under 
the rotating xy frame, and retain only the DC components, we 
can get the dynamics of the DC total capacitor voltage. For HB-
MMC, we have[19]: 
  0 0
d
6 0.75 3
d
c
arm x x y y diff
dcdcv
u
C M i M i i
t
ii

    (14) 
The first term on the right side of equation (14) is represented 
by idcv, and the second item is denoted as idc. Then the DC-side 
equivalent circuit based on CCS for HB-MMC is depicted in 
Fig. 3 (b). Different from TL-VSC, idc in HB-MMC is decided 
by its state variable idiff0 instead of the DC network. The DC 
voltage of the equivalent capacitance 6Carm is equal to 0cu
 , 
instead of the DC terminal voltage. 
While for HY-MMC, due to the variable Mdc, the dynamic 
expression for 0cu
  is different from that of HB-MMC: 
  0 0
6 d 3
3
d 4
arm c
x x y y diff
dc dc
dc
dcv
C u
M i M i i
M t M
i
i

    (15) 
As shown in Fig. 3 (c), the expressions for the equivalent 
capacitance and the CCS idcv in HY-MMC are different from 
those in HB-MMC, both of which are related to Mdc. 
The voltages across the CCS in Fig. 3 (b) and (c) remain to 
be solved, which makes it difficult to analyze. Instead, we can 
obtain the dynamic equation for idc by subtracting (5) and (6), 
and retaining only the DC component. For HB-MMC, we 
have[19][20]: 
 
 0 2 2 2 2
2 d 2
3 d 3
1
  
2
arm dc arm
dc dc
c x cx y cy x cx y cy
dc
L i R
i u
t
u M u M u M u M u
e
    
  
   
 (16) 
For HY-MMC, we have[18]: 
 
 0 2 2 2 2
2 d 2
3 d 3
1
  
2
arm dc arm
dc dc
dc c x cx y cy x cx y cy
dc
L i R
i u
t
M u M u M u M u M u
e
    
  
   
 (17) 
The equivalent CVS edc for HB-MMC and HY-MMC is 
respectively given in (16) and (17), which is defined as the 
internal DC output voltage. According to (16) and (17), we can 
obtain the CVS-based equivalent circuit for HB-MMC or HY-
MMC, as shown in Fig. 3 (d). 
B. Control system model 
The classical vector-based current control for the three 
topologies are depicted in Fig. 4. The TL-VSC only adopts 
ACC, and the control target α for the d axis outer loop can be 
selected as either Pac or udc. In comparison, HB-MMC 
additionally adopts CCSC. The DC current for TL-VSC or HB-
MMC is constrained by implicit AC/DC active power balance 
with the relatively constant DC voltage. 
For HY-MMC, an extra DCC can be employed to actively 
control the DC fault current[7]. The outer loop control target α 
for the d axis is fixed as the average capacitor voltage uc,avg, 
which is equal to 0cu
 , and the outer loop control target β for the 
DC-axis can be selected as Pac or udc. A similar internal energy 
control for HB-MMC can be found in [21], which is proved to 
be effective in suppressing the oscillation between the DC bus 
capacitor and the sub-module capacitor. 
 
Fig. 4.  Current controller structure for three types of VSCs. 
TABLE I 
COMPARISON OF THE SMALL-SIGNAL MODELS FOR VSCS 
State variables (order) TL-VSC HB-MMC HY-MMC 
AC current ix, iy  ix, iy  ix, iy  
VSC 
electric 
system 
Capacitor voltage udc 
Σ
c
u  
Σ
c
u  
Circulating current - idiffx2, idiffy2  idiffx2, idiffy2  
DC current - idiff0  idiff0  
VSC 
control 
system 
ACC xP,xId,xQ,xIq xP,xId,xQ,xIq xP,xId,xQ,xIq 
CCSC - (2) (2) 
DCC - - xPdc, xIdc 
PLL (2) (2) (2) 
Signal filters (14) (18) (22) 
Total order for single converter 21 34 40 
id
Md
KII 1/s
KPI
iqref
KII 1/s
KPI
Lpu
Lpu
Mq
KIO 1/s
KPO
Qref
KIO 1/s
KPO
Q
udfil
uqfil
αref
idcref
KIOdc 1/s
KPOdc
Mdc
KIIdc 1/s
KPIdc
udc
idc
KUdcs
Two-level VSC / half-bridge MMC，α= Pac or udc
idref
Md2 Mq2
AC current control
xP
xQ
xId
xIq
xPdc xIdc
Signal filter
iq
idfil
iqfil
upd
upq
α
KIC 1/s
KPC
0
idiffd2
KIC 1/s
KPC
0
idiffq2
Circulating current suppression control
β
βref
DC current control
Hybrid MMC，α= uc,avg, β=Pac or udc
T
w
o
-l
ev
el
 V
S
C
H
a
lf-b
rid
g
e M
M
C
H
yb
ri
d
 M
M
C
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The control system is modeled under the dq rotating frame, 
which is aligned with the measured PCC voltage of the PLL. 
The relation between the xy frame and the dq frame can be 
derived based on the PLL dynamics. The dynamic model for 
the control system can be directly obtained based on block 
diagrams of the controller, which is not presented in detail in 
this paper. The dynamic models for PLL and signal filters can 
be addressed in [19]. By combining the dynamic models of 
different sub-systems, the whole small-signal model can be 
obtained in a modular way. The total orders for the closed-loop 
models of single TL-VSC, HB-MMC and HY-MMC are 
respectively 21, 34 and 40 in this paper, as shown in TABLE I. 
III. IMPEDANCE ANALYSIS 
In this section, the dq impedance models for TL-VSC, HB-
MMC and HY-MMC are derived and compared based on the 
small-signal model. The converters operate under the constant 
DC voltage and reactive power control mode. The output 
reactive power is set to be 10% of the rated capacity. The SCR 
of the connected AC system is set to be 2, which can be 
classified as the weak AC system. The parameters for the VSCs 
and AC system can be found in the Appendix. The parameters 
of the PLL, ACC and signal filters are kept the same for three 
VSCs, which can be also found in the Appendix. The time-
delays of the sampled electric signals are simplified and 
represented by the second-order low-pass filters, as derived in 
the Appendix. 
Limited by space, the derivations of the AC impedance 
models are provided in the Appendix, and the detailed 
derivation process can be referred to [11]-[13]. The impact of 
the DC-side network is neglected [10] [12] [28] by setting the 
small-signal expressions for the DC current or DC active power 
to be zeros. The dq impedances of VSCs and the AC system are 
denoted as: 
 condd condq
conqd conqq
Z Z
Z Z
 
  
 
conZ  (18) 
 0
0
gdd gdq s s s
gqd gqq s s s
Z Z R sL L
Z Z L R sL


          
gZ  (19) 
A. Impedance analysis based on bode plots 
The AC active power is gradually increased, and Zcon is 
calculated iteratively. By checking the phase differences of the 
dq components of Zcon and Zg where they have points of 
intersection in the magnitude response, the stability can be 
judged [15]. If the magnitude of Zg is going to be larger than 
Zcon and the phase difference is larger than 180°, the system is 
unstable. 
For the inverter status, the values of Pac for TL-VSC, HB-
MMC and HY-MMC are all set to be 60% of the rated capacity. 
The frequency responses of dq AC impedances within 
0.1Hz~1kHz are depicted in Fig. 5 (a). The negative resistance 
zones are shadowed. It can be seen that the frequency responses 
of Zconqq for the VSCs are almost identical, and the frequency 
responses of Zcondd are similar. The Zcondd is close to a pure 
positive resistance within low-frequency range (<5Hz). It 
becomes a negative resistance within medium-frequency range 
(<100Hz), and finally approaches a pure inductance as the 
frequency increases above 1kHz. While Zconqq contains a 
negative resistance within about 200Hz, and becomes a positive 
resistance afterward. 
Though there exist points of intersection between the 
magnitude curves of Zgdd and Zcondd, the corresponding phase 
differences are all within 180°. Instead, the instability is 
identified according to Zqq, as depicted in Fig. 6 (a). For TL-
VSC, Zgqq becomes larger than Zconqq from 188.3Hz. The phases 
of Zgqq and Zconqq at 188.3Hz are separately 88.84° and -95.87°, 
making up a phase difference of 184.7°, which indicates the 
system is unstable. For HB-MMC, Zgqq becomes larger than 
Zconqq from 187.7Hz, with a corresponding phase difference of 
184.2°. For HY-MMC, Zgqq becomes larger than Zconqq from 
187.6Hz, with a corresponding phase difference of 183.8°. 
 
(a) frequency response of AC impedance under inverter operation 
 
(b) frequency response of AC impedance under rectifier operation 
 
Fig. 5.  Comparison of AC impedances. 
 
(a)  enlargement of Zqq for inverter operation 
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(b)  enlargement of Zdd for rectifier operation 
 
Fig. 6.  Stability assessment. 
For the rectifier status, Pac of TL-VSC, HB-MMC and HY-
MMC are all set to be 100% of the rated capacity. The 
frequency responses of dq AC impedance are depicted in Fig. 5 
(b). Zcondd is close to a pure negative resistance within low-
frequency range (<7Hz). It becomes a positive resistance 
afterward, and finally approaches a pure inductance as the 
frequency increases above 1kHz. Zconqq contains a positive 
resistance within 500Hz. 
There also exist points of intersection between the 
magnitudes of Zgqq and Zconqq, but the corresponding phase 
differences are all within 180°. Instead, the instability is 
identified according to Zdd, as shown in Fig. 6 (b). TL-VSC is 
stable since Zgdd keeps smaller than Zcondd. For HB-MMC, the 
magnitude curves of Zcondd and Zgdd cross at 6.58Hz, and Zgdd 
becomes bigger than Zcondd afterward. But the phase difference 
at 6.58Hz is within 180°, indicating a stable system. For HY-
MMC, the magnitude curves cross at 6.68Hz, and the 
corresponding phase difference is above 180°, indicating an 
unstable system. 
B. Impedance analysis based on generalized Nyquist criterion 
The stability can also be predicted by applying the 
generalized Nyquist criterion (GNC) to the impedance ratio 
Zg/Zcon. The eigenvalue loci of Zg/Zcon for three VSCs are 
depicted in Fig. 7. The values of Pac under each operation state 
are set to be the same as those in Fig. 5. The critical point (-1,0) 
is marked as ‘+’. The two different eigenvalue loci are indicated 
by different arrows. 
According to Fig. 7 (a), (c) and (e), the eigenvalue loci of the 
impedance ratio for three VSCs all encircle the point (-1, 0) 
clockwise, indicating instability under the inverter status. 
In Fig. 7 (b) and (d), the eigenvalue loci of TL-VSC and HB-
MMC do not encircle (-1, 0), indicating stable systems. While 
in Fig. 7 (e), the eigenvalue loci of HY-MMC encircle (-1, 0) 
clockwise, indicating instability.  
The GNC analysis results are consistent with the bode-plot-
based impedance analysis regarding stability judgment. In  
 
 
(a) inverted TL-VSC 
 
(b) rectified TL-VSC 
 
(c) inverted HB-MMC 
 
(d) rectified HB-MMC 
 
(e) inverted HY-MMC 
 
(f) rectified HY-MMC 
Fig. 7.  Nyquist diagrams of eigenvalue loci of Zg/Zcon. 
comparison, the bode-plot-based analysis demonstrates more 
intuitive results, given that the oscillation frequencies and phase 
margins can be obtained from the magnitude-frequency and 
phase-frequency response curves straightforwardly. 
IV. MODAL ANALYSIS 
A two-terminal test system is employed in this section, as 
shown in Fig. 8. The master converter regulating the DC voltage 
and its reactive power is connected to the weak AC system, 
named as VSC1. The other terminal (VSC2) is the slave 
converter that controls its PCC active power and reactive power. 
The connected AC system 2 is with SCR of 20. The capacitance 
and inductance of TL-VSCs and HB/HY-MMCs satisfy: 
 6dc armC C  (20) 
    2 2
/
0.5T ac T T arm TTL VSC HB HY MMC
L L K L L K
 
    (21) 
A. Root locus analysis 
Let the master converter respectively operate as an inverter 
or rectifier, and gradually increase the active power. The root 
loci for three topologies are depicted in Fig. 9 (a)-(c). As shown 
in the left column, with the rise of the inverted power into the 
weak AC system, all three test systems become unstable. 
Despite the different numbers and distribution of the 
eigenvalues, the oscillation frequencies of the unstable modes 
under the critical active power are respectively close to each 
other. The eigenvalue analysis complies with frequency-
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7 
domain analysis in the previous section. 
As shown in the right column of Fig. 9, with the rise of the 
rectified power from the weak AC system, all three test systems 
become unstable. The critical values of the active power and the 
corresponding oscillation frequencies of the unstable modes are 
noted in the figures, which are different from each other. 
However, the oscillation frequencies have the same order of 
magnitudes, which are all several Hz. 
B. Participation factor analysis of state variables 
PF analysis is usually conducted to distinguish the most 
involved state variables regarding certain unstable modes. The 
PF of kth state variable towards ith eigenvalue is calculated [22]: 
 
T
ki ki ki i ip v u v u  (22) 
where vi and ui are respectively the left and right eigenvectors 
for the ith eigenvalue, and vki and uki are respectively the 
elements on the kth row and ith column of vi and ui. 
The values of the inverted and rectified active power are all 
set to be 60%, and corresponding PF analysis results for the 
unstable modes are respectively displayed in Fig. 10 (a)-(c). 
The total orders of the test two-terminal systems are 
respectively 49, 75 and 87, including the models for AC 
currents and DC networks. The corresponding state variables 
for different sub-systems are labeled along the horizon axis in 
Fig. 10. Based on the distribution of the PF, similarity and 
difference can be obtained. 
First of all, the mainly participated state variables under the 
inverter and rectifier status are different from each other, which 
holds for all the three topologies. Specifically, the unstable 
mode under the inverter status is primarily concerned with the 
reactive component of the AC current or measured PCC voltage, 
which are noted as iy and uqfil. In contrast, the unstable mode 
under the rectifier status is mainly related to the state variable 
of the outer loop for d-axis xP and the DC component of the 
capacitor voltage (udc or 0cu
 ). Notice that xP in the master VSCs 
is closely linked to the integration of udc or 0cu
 , so it can be 
inferred that the instability is closely concerned with udc or 0cu
 . 
Secondly, the unstable mode under the inverter status can be 
classified as a local oscillation mode for all three VSCs: the 
related state variables only belong to the converter connected to 
the weak AC system. In comparison, the unstable mode under 
the rectifier status is an interactive oscillation mode for TL-
VSC and HB-MMC: the unstable mode is related to the udc or 
0cu
  of the other terminal connected to the strong AC system. 
This conclusion is consistent with [23], which reveals that the 
coupling effect between the AC and DC side dynamics cannot 
be ignored for studying low-frequency resonance of VSC. 
However, for HY-MMC, the unstable mode under the rectifier 
status is still a local oscillation mode, indicating less affected 
by the coupling effect. 
VSC1
(udc+Q 
control)
VSC2
(Pac+Q 
control)
AC system 1
(SCR=2)
AC system 2
(SCR=20)
 
Fig. 8.  Topology of the tested two-terminal system. 
 
(a) TL-VSC 
 
(b) HB-MMC 
 
(c) HY-MMC 
Fig. 9.  Root locus analysis with increasing the active power. 
 
(a) TL-VSC 
 
(b) HB-MMC 
 
(c) HY-MMC 
 
Fig. 10.  Participation factor analysis under rectifier and inverter status.  
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Fig. 11.  Participation factor of different control loops versus the critical 
unstable modes under rectifier and inverter status. 
C. PF analysis of different control loops 
In order to figure out the participation of the control loops, 
such as the ACC d-axis (ACCd), ACC q-axis (ACCq), PLL, 
CCSC or DCC, we aggregate the PFs of state variables related 
to the corresponding control loop, including the inputs and the 
integration units. Taking the example of ACCd, the control 
output is Md. According to Fig. 4, the small-signal model of Md 
can be expressed as: 
 
 
d dfil pu qfil Id
PI dfil P PO dcfil
M u L i x
K i x K u
      
   
  (23) 
Then, the PF of ACCd can be equivalently calculated as: 
  
dfil qfil Id dfil P dcfilACCd u pu i x PI i x PO u
p p L p p K p p K p       (24) 
where px indicates the PF of x. 
The calculation results are displayed in Fig. 11. The 
equivalent PF is not evident for PLL, DCC or CCSC, which 
means the controllability and observability of their outputs to 
the instability are little. Instead, to design the additional 
damping control for oscillation depression, the damping control 
input/output is better selected from/ injected into the ACCd 
under rectifier status or ACCq under inverter status. 
TABLE II 
SUMMARY OF MODAL ANALYSIS RESULTS 
Status Item TL-VSC HB-MMC HY-MMC 
inverter 
critical Pac 55.5% 55.1% 54.5% 
osc. freq. 189.3Hz 190.3Hz 190.1Hz 
state  
variables 
iy_VSC1, 
uqfil_VSC1 
iy_MMC1,  
uqfil_MMC1 
iy_MMC1, 
uqfil_MMC1 
mode Local Local Local 
rectifier 
critical Pac 44.2% 49.6% 57.5% 
osc. freq. 5.06Hz 4.97Hz 7.22Hz 
state  
variables 
xP_VSC1, 
udc_VSC1, 
udc_VSC2 
xP_MMC1, 
0 _ 1c MMCu
 , 
0 _ 2c MMCu
  
xP_MMC1, 
0 _ 1c MMCu
  
mode Interactive Interactive Local 
D. Comparison with the AC impedance analysis  
The frequency-domain impedance analysis in Section III 
shows that all the VSCs in inverter operation may suffer from 
an oscillation of hundreds-of-Hz at 60% active power 
transmission, which complies with the root locus analysis. In 
contrast, for the rectifier operation state, only HY-MMC may 
have an oscillation of several Hz at 100% active power 
transmission. The rectified TL-VSC and HB-MMC remain 
stable even at 100% active power transmission, which is not 
consistent with the modal analysis. The potential reason for this 
deviation on stability judgment is that the AC impedance model 
neglects the impact of the DC network and other terminals. The 
coupling of AC and DC networks is suggested to be considered 
for analyzing such low-frequency oscillation under rectifier 
operation [23]. Since the DC-side variables are closely related 
to the instability under rectifier operation, the neglect of the DC 
dynamics may cause an inaccurate estimation of the instability.  
While for HY-MMC, the converter internal energy, as well 
as the DC current, is explicitly and independently regulated in 
different control loops, leading to more decoupled dynamics 
between AC and DC sides. Hence, the AC impedance analysis 
for HY-MMC is able to effectively predict the instability under 
both inverter and rectifier operation states. 
E. Summary 
The numbers of eigenvalues for the three types of VSCs are 
different from each other. Despite that MMCs produce more 
eigenvalues, the critical eigenvalues that induce instability are 
similar. The summary of the modal analysis is displayed in 
TABLE II. It can be concluded that, 
 The instability triggered by increasing the inverted active 
power for the three types of VSCs shows the same 
characteristics. 
 The instability triggered by increasing the rectified active 
power for the TL-VSC and HB-MMC shows the same 
characteristics. The difference for HY-MMC is that the unstable 
mode is only related to the local converter. 
V. SIMULATION VERIFICATION OF INSTABILITY 
In this section, the electromagnetic models of the test system 
under three VSC topologies are established in PSCAD/EMTDC. 
The instability is simulated, and corresponding oscillation is 
analyzed. The waveforms of the PCC active power (Pacpu), the 
DC current (idcpu), the reactive power (Qpu), the DC voltage 
(udcpu), phase A current (ia_VSC1, ia_VSC2, ia_MMC1, ia_MMC2) and the 
average capacitor voltage( 0cu

) are depicted. Harmonic percent 
(Harm.%) of the oscillation waveforms is analyzed. 
A. TL-VSC 
As shown in Fig. 12 (a), the inverted active power Pacpu of 
the TL-VSC1 gradually increases to 58%, and the oscillation is 
triggered, which is reflected in Qpu, udcpu and idcpu. Fourier 
analysis shows that the dominant oscillation frequency is 
192.4Hz, which is close to the modal calculation result of 
189.0Hz at Pacpu= -58%. Meanwhile, according to the frequency 
coupling of the rotating dq frame and static ABC frame, 143Hz 
and 193Hz harmonics appear in the AC current of VSC1, and 
the AC current of VSC2 contains little harmonics, as shown in 
Fig. 12 (c). 
The rectified active power of VSC1 gradually increases to 
45%, and the oscillations in udcpu, idcpu and Pacpu finally diverge, 
while Qpu remains stable, as shown in Fig. 12 (b). Fourier 
analysis shows that the dominant oscillation frequency is 
5.00Hz, which is consistent with the modal calculation result of 
5.05Hz at Pacpu=45%. Meanwhile, 45Hz and 55Hz harmonics 
are observed in the AC current of VSC1, and the AC current of 
0
0.2
0.4
0.6
ACCd ACCq PLL DCC CCSCd CCSCq
InvHY RecHY InvHB RecHB InvTL RecTL
HY-MMC1(inv.)
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VSC2 contains little harmonics. 
It can be seen that under both scenarios, the oscillation 
appears in the DC voltage and DC current of the master TL-
VSC1, which means the oscillation can be propagated into the 
DC network and affects the other terminals. However, the 
oscillation cannot pass the other converters and influence the 
corresponding connected AC system. 
 
(a) simulation for the inverter 
 
(b) simulation for the rectifier 
 
(c) harmonic analysis for the inverter 
 
(d) harmonic analysis for the rectifier 
Fig. 12.  Simulation results of TL-VSC1 under weak AC grid integration.  
B. HB-MMC 
As shown in Fig. 13 (a), the inverted active power of HB-
MMC1 gradually increases to 55%. It is evident that diverging 
oscillation with high-frequency appears in Qpu, udcpu and idcpu, 
while mild oscillation is observed in both 0 _ 1c MMCu

 and 
0 _ 2c MMCu

. The dominant frequency of the oscillation is 208.7Hz, 
which is close to the modal calculation result of 190.3Hz. 
Meanwhile, corresponding harmonics can be observed in the 
AC current of HB-MMC1, but no harmonics appear in the AC 
current of HB-MMC2, as shown in Fig. 13 (c). 
The rectified active power rises to 50%, as shown in Fig. 13 
(b), and low-frequency oscillation occurs in udcpu, idcpu, and
0 _ 1c MMCu

, with the reactive power staying relatively stable. The 
dominant frequency of the oscillation is 4.91Hz, which is 
consistent with the modal calculation result of 4.97Hz. 
Corresponding harmonics appear in the AC current of HB-
MMC1 by frequency coupling. Moreover, 0 _ 2c MMCu

contains 
low-frequency oscillation, which accords with the PF analysis 
in Fig. 10 (b), but no harmonics emerge in the AC current of 
HB-MMC2. 
It can be similarly concluded that the oscillation of HB-
MMC1 is propagated through the DC network and affects the 
other terminals. However, the oscillation is effectively absorbed 
and blocked by the sub-module capacitors of other MMCs, 
leaving the connected AC system unaffected. 
 
(a) simulation for the inverter 
 
(b) simulation for the rectifier 
 
(c) harmonic analysis for the inverter 
 
(d) harmonic analysis for the rectifier 
Fig. 13.  Simulation results of HB-MMC1 under weak AC grid integration.  
C. HY-MMC 
The instability under the inverter and rectifier status for the 
HY-MMC1 is simulated, as shown in Fig. 14 (a) and (b) 
respectively. Compared to the simulation results for the HB-
MMC1 in Fig. 13 (a) and (b), apparently, the DC current and 
DC voltage in Fig. 14 are nearly kept unaffected. As shown in 
Fig. 14 (b), the average capacitor voltage of MMC1 is 
oscillating, while that of MMC2 stays stable. Separate Fourier 
analysis to the oscillating reactive power and the average 
capacitor voltage reveals the dominant frequency components 
are respectively 186.3Hz and 7.21Hz, which are consistent with 
the modal calculation results of 190.1Hz and 7.22Hz. 
Meanwhile, corresponding harmonics appear in the AC current 
of HY-MMC1 due to frequency coupling, and the AC current 
of HY-MMC2 stays undistorted, as shown in Fig. 14 (c) and (d). 
Compared to TL-VSC1 or HB-MMC1, for HY-MMC1, the 
oscillation cannot be propagated through the DC network. The 
oscillation or harmonics only appear on the AC-side, and are 
entirely absorbed and blocked by the master HY-MMC1, 
leaving the rest of the DC system unaffected. 
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(a) simulation for the inverter 
 
(b) simulation for the rectifier 
 
(c) harmonic analysis for the inverter 
 
(d) harmonic analysis for the rectifier 
Fig. 14.  Simulation results of HY-MMC1 under weak AC grid integration.  
VI. IMPROVEMENT OF STABILITY 
A. Impact of the reactive power 
In practice, the unity power factor is normally required for 
the VSC-HVDC operation in order to make full use of the 
converter capacity. For weak AC grid integration, VSCs may 
be required to output reactive power to support the AC voltage 
[24][25]. The relationship between us, up, Pac and Q can be 
obtained as [25]: 
     4 2 2 2 2 2 2 22 2 0p ac s s s p ac s su P R Q L u u P Q L R         (25) 
To guarantee real solutions of up to (25), Pac and Q of the 
operation point should satisfy: 
     
2
2 2 2 2 2 22 2 4 0ac s s s ac s sP R Q L u P Q L R          (26) 
The feasible operating points are calculated and gathered in 
Fig. 15, where the negative sign indicates capacitive reactive 
power from VSCs. The maximum apparent power is set to be 
120% of the rated capacity. The magnitude of corresponding up 
at each operation point is indicated by the color bar. 
For a fixed reactive power value, the mathematically 
maximum active power can be obtained to ensure feasible 
operation points. The default reactive power for the VSCs in 
this paper is set to be -10%, then the calculated maximum active 
power is 118% for the inverter operation and 101% for the 
rectifier operation according to Fig. 15. 
 
Fig. 15  Feasible operation zone considering the PCC voltage. 
 
(a) inverter operation 
 
(b) rectifier operation 
Fig. 16.  Root locus analysis of varying the reactive power for TL-VSC. 
 
(a) inverter operation 
 
(b) rectifier operation 
Fig. 17.  Electromagnetic simulation of varying the reactive power. 
Besides the above steady-state analysis, the impact of the 
reactive power on the small-signal stability is studied through 
the system root locus analysis. The calculation results only for 
TL-VSC is demonstrated. The results are similar for HB-MMC 
and HY-MMC. The values for the active power are selected as 
the critical values in Fig. 9 (a), i.e., 55.5% for the inverter 
operation and 44.2% for the rectifier operation. 
According to Fig. 15, at such active power transmission, the 
feasible reactive power can be varied from -80% to 25%. Then 
the variation range of the reactive power for the root locus 
analysis is determined. As shown in Fig. 16 (a), under inverter 
operation, VSCs should output more reactive power to improve 
stability. In contrast, under rectifier operation, VSCs should 
reduce reactive power output, or even absorb more reactive 
power, as shown in Fig. 16 (b). The requirements of the reactive 
power for stability improvement are opposite under different 
operation states. 
Pacpu
idcpu
Qpu
udcpu
0 _ 1c MMCu

ia_MMC1
ia_MMC2
Time (s)
idcpu
Qpu
udcpu
0 _ 2c MMCu

0 _ 1c MMCu

Pacpu
ia_MMC1
ia_MMC2
Time (s)
137.1Hz
236.8Hz
186.3Hz
i a
_
M
M
C
1
 
i a
_
M
M
C
2
 
Q
_
M
M
C
1
 
Harm. %
Harm. %
Harm. %
frequency (Hz)
42.9Hz 57.1Hz
7.21Hz
0
_
1
c
M
M
C
u

i a
_
M
M
C
1
 
i a
_
M
M
C
2
 
Harm. %
Harm. %
Harm. %
frequency (Hz)
(Pac=101%, Q=-10%, 
up=75.8%)
(Pac=-118%, Q=-10%, 
up=79%)
Inverter operation Rectifier operation
Q=0
Q<0
Q>0
Q= -0.8
Q= 0.25
Re
Im
/2
π
(H
z)
Q=0
Q= -0.8
Q= 0.25
Q<0
Q>0
Re
Im
/2
π
(H
z)
P
a
cp
u Q
p
uPacpu
Qpu
Time (s)
P
a
cp
u Q
p
u
Time (s)
Pacpu
Qpu
This paper is a post-print of a paper accepted for publication in IEEE Journal of Emerging and Selected Topics in Power Electronics and is 
subject to Institution of Electrical and Electronic Engineering Copyright. The copy of record is available at IEEE Xplore. 
11 
The corresponding electromagnetic simulation results are 
depicted in Fig. 17. As shown in Fig. 17 (a), the high-frequency 
oscillation in the active and reactive power is effectively 
suppressed when the output reactive power is increased from 
10% to 40%. As shown in Fig. 17 (b), the amplitude of the low-
frequency oscillation in the active power is gradually 
decreasing as the reactive power is varied from -10% to 10%. 
Compared with the simulation results in Fig. 19, adjusting 
the reactive power is not as quick and efficient as adjusting the 
control parameters in suppressing the oscillation. Moreover, 
with more output reactive power, the PCC voltage may be 
greatly increased, which may introduce the over-modulation 
problem for HB-MMC and HY-MMC, due to insufficient sub-
modules to build the required AC voltage. 
B. Sensitivity study of control parameters 
Retuning of the control parameters can be useful for stability 
improvement. In [26]-[28], the speeding up of the AC voltage 
controller and the slowing down of PLL are suggested for the 
VSCs under DC voltage and AC voltage control mode. While 
in this paper, the VSCs are under a different control mode. 
Different results on retuning the control parameters are 
obtained, as demonstrated below. 
The operating point are set as the critical states in Fig. 9 (a)-
(d). By separately varying the control parameters, the system 
root loci can be obtained, and the movement of the original 
unstable mode can be observed. The calculation results are 
depicted in Fig. 18.  
As shown in Fig. 18 (a), for the TL-VSC inverter, by 
decreasing the default value of the proportional gain for PLL 
KPpll, the unstable mode moves to the left-half-plane, which 
indicates the improvement of stability. Similarly, decreasing the 
proportional and integration gain of ACC inner loop (KPI, KII) 
or outer loop (KPO, KIO) can also help improve stability under 
inverter operation. The results for TL-VSC rectifier, as well as 
HB-MMC and HY-MMC, can be found in Fig. 18 (b)-(g). 
The comparative results are demonstrated in TABLE III. It 
can be seen that: 
(1) The operation state lays a great influence on PLL tuning. 
The control of PLL should be slowed down under inverter 
operation and accelerated under rectifier operation. 
(2) Similarly to PLL tuning, the outer loop of ACC should be 
slowed down in q-axis under inverter operation and sped up in 
d-axis under rectifier operation. 
Generally, under inverter status, the control gains for PLL 
and ACC, including KPpll, KPI, KII, KPO and KIO, need to be 
reduced to restore stability. In contrast, KPpll and KPO need to be 
increased under rectifier status. Besides, the adjustment of DCC 
parameter for HY-MMC is only useful under rectifier status. 
 
(a) TL-VSC inverter 
 
(b) TL-VSC rectifier 
 
(c) HB-MMC inverter 
 
(d) HB-MMC rectifier 
 
(e) HY-MMC inverter 
 
(f) HY-MMC rectifier 
 
(g) HY-MMC rectifier 
 
(h) HY-MMC rectifier 
Fig. 18.  Root locus of different control parameters. 
TABLE III 
SUGGESTED ADJUST DIRECTION OF CONTROL PARAMETERS FROM DEFAULTS 
VSC 
Parameters 
TL-VSC HB-MMC HY-MMC 
Inv. Rec. Inv. Rec. Inv. Rec. 
PLL KPpll ↓ ↑ ↓ ↑ ↓ ↑ 
ACC 
KPI ↓ ↑ ↓ ↑ ↓ ↓ 
KII ↓ ↓ ↓ ↓ ↓ ↓ 
KPO ↓ ↑ ↓ ↑ ↓ ↑ 
KIO ↓ ↓ ↓ ↓ ↓ ↓ 
DCC 
KPIdc - - - - - ↓ 
KIIdc - - - - - ↑ 
KPOdc - - - - - ↓ 
KIOdc - - - - - ↓ 
‘↓’ indicates decreasing, ‘↑’ indicates increasing 
 
(a) inverter TL-VSC 
Im
/2
π
(H
z)
Re
KPI ↓
KPO ↓
KII ↓
KIO ↓
KPpll ↓
+KII ·KPpll □KPI  ◊KPO ×KIO
Im
/2
π
(H
z)
Re
KIO ↓
KPO ↑
KII ↓KPpll ↑
KPI ↑
+KII ·KPpll □KPI  ◊KPO ×KIO
KPO ↓
KPI ↓
KIO ↓
KII ↓
KPpll ↓
Im
/2
π
(H
z)
Re
+KII ·KPpll □KPI  ◊KPO ×KIO
Im
/2
π
(H
z)
Re
KIO ↓
KII ↓
KPO ↑
KPpll ↑
KPI ↑
+KII ·KPpll □KPI  ◊KPO ×KIO
Im
/2
π
(H
z)
Re
KPO ↓
KPI ↓
KPpll ↓
KIO ↓
KII ↓
+KII ·KPpll □KPI  ◊KPO ×KIO
KPpll ↑
KIO ↓
KPO ↑ KII ↓
KPI ↓
Im
/2
π
(H
z)
Re
+KII ·KPpll □KPI  ◊KPO ×KIO
KIOdc ↓
KPIdc ↓
Im
/2
π
(H
z)
Re
    KPIdc      KIOdc 
Im
/2
π
(H
z)
Re
KPOdc ↓
KIIdc ↑
       KIIdc    KPOdc  
KPpll drops from 
80 (default)  to 10
KPI drops from 1 
(default)  to 0.6
KPO drops from 1 
(default)  to 0.5
idcpu
Pacpu
Time (s)
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(b) rectifier TL-VSC 
 
(c) inverter HB-MMC 
 
(d) rectifier HB-MMC 
 
(e) inverter HY-MMC 
 
(f) rectifier HY-MMC 
Fig. 19.  Simulation results for validating effectiveness of parameter adjust. 
C. Simulation validation 
The effectiveness of adjusting control parameters is validated 
by simulation in PSCAD/EMTDC platform. The results are 
shown in Fig. 19. 
As shown in Fig. 19 (a), (c) and (e), when high-frequency 
oscillation occurs in the inverted AC active power or DC 
current, KPpll is reduced from default 80 to 10, and the 
oscillation is effectively depressed. With the active power 
continuing rising, high-frequency oscillation emerges again, 
and KPI or KPO are successively reduced. The oscillation can be 
suppressed. The inverted active power finally achieves full 
capacity, as guaranteed by the calculation in Section VI. A. 
As shown in Fig. 19 (b), (d) and (f), when low-frequency 
oscillation occurs in the rectified AC active power or DC 
current, if we still reduce KPpll as we do under the inverter status, 
the oscillation is deteriorated with its amplitude increasing. 
After KPO is increased, the oscillation can be suppressed, and 
the rectified power successfully achieves full capacity, which is 
also confirmed by the calculation in Section VI. A. 
VII. CONCLUSION 
This paper investigates the small-signal stability of TL-VSC, 
HB-MMC and HY-MMC under weak AC system integration 
by impedance analysis, root locus analysis, participation factor 
analysis and electromagnetic simulation. 
Even though the small-signal model for the HB/HY-MMC is 
more complicated with considering the internal dynamics of the 
capacitor voltage and circulating current, PF analysis shows 
that except the DC capacitor voltage, other internal state 
variables of MMCs, such as the harmonics of the circulating 
current and total sub-module capacitor voltage, are hardly 
related to the instability. 
The single-terminal impedance analysis for the three types of 
VSCs complies with the eigenvalue analysis results under the 
inverter operation state. However, it is unable to identify the 
instability under the rectifier operation state for TL-VSC and 
HB-MMC, which is due to the neglect of interaction with other 
DC terminals. While the unstable modes of HY-MMC are only 
related to local variables. It is due to the direct DC current 
control, which makes them decoupled from DC networks. 
The two-terminal stability analysis results reveal that the 
stability characteristics of three types of VSCs under the 
inverter operation status are similar, including the frequencies 
of the oscillation, the mainly participating state variables and 
the effective parameter adjustment method. While under the 
rectifier operation status, the difference lies in the penetrability 
of the instability to other terminals. For TL-VSC and HB-MMC, 
the unstable modes are interactive, involving DC capacitor 
voltages from other converters. As for HY-MMC, the unstable 
mode is local, indicating the instability cannot affect other 
terminals through DC networks. 
APPENDIX 
A. Relations of time-delays and second-order low-pass filters 
The time-delay τ can be expressed as: 
   sdelayD s e
  (A1) 
Applying Taylor series expansion to (A1) yields: 
  
2 2 3 3
1
1
2! 3!
delayD s
s s
s
 


   
 (A2) 
When τ is really small, we can neglect the higher orders, for 
example, the third order and above, then (A2) is simplified as: 
  
2 2
1
1
2!
delayD s
s
s



 
 (A3) 
(A3) is exactly the transfer function of a second-order low-
pass filter with the damping ratio of 0.707 and the cutting-off 
frequency 2 2cf  . 
B. AC impedance of the TL-VSC 
The small-signal model of i: 
KPpll drops from 
80 (default)  to 10
KPO rises from 0.4 
(default)  to 2.5
idcpu
Pacpu
Time (s)
KPpll drops from 
80 (default)  to 
10
KPI drops from 1 
(default)  to 0.6
KPO drops from 1 
(default)  to 0.5
idcpu
Pacpu
Time (s)
KPpll drops from 80 (default)  to 10
KPpll rises from 10 to 140
KPO rises from 0.4 
(default)  to 2.4
idcpu
Pacpu
Time (s)
KPpll drops 
from 80 
(default)  to 
10
KPI drops from 
1 (default)  to 
0.6
KPO drops from 1 
(default)  to 0.5
idcpu
Pacpu
Time (s)
idcpu
Pacpu
KPpll drops from 80 
(default)  to 10 KPO rises from 0.4 
(default)  to 1
KPpll rises from 10 to 80
Time (s)
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pxy Mxy
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G
 (A4) 
where 
2
tot T T acL L K L  . 
According to (A4), Δixy = [Δix, Δiy]T can be expressed as: 
 
1 10
1 0
0
2
2
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u
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 

 
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G
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G
 (A5) 
Neglecting the dynamics of the DC current from the DC 
network, the small-signal mode of udc is, 
 
3
2
px x py y
dc dc
T dc
u i u i
C s u
K u
 
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 
 (A6) 
According to (A6), Δudc can be further expressed as: 
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u u
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 (A7) 
The small-signal for the ACC output [ΔMd, ΔMq]T: 
 
0
0
dfil in pu dfild
q qfil pu in qfil
in out
fil dcfil
in out
u G L iM
M u L G i
G G
Q u
G G
        
                  
     
      
 (A8) 
where in PI IIG K K s  , out PO IOG K K s  . 
Consider the transfer functions of the signal filters, such as 
the AC voltage, 
 
2 2
1
1 2!
u
basedfil pd
qfil pq
u u D
Uu u
u us s  
     
           dqfil pdqu u
 (A9) 
where τu= 2 2 uacf , fuac is the cutting-off frequency for the 
AC voltage sampling filter. Ubase is the base value for the AC 
voltage. Similarly, we can obtain: 
 
2 2
1
1 2!
i
basedfil d
qqfil
i i D
Ii i
ii s s  
     
             dqdqfil ii
 (A10) 
 
2 2
1
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Q
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fil
Q Q D
S
Q Q
s s 
 
   
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 (A11) 
 
2 2
1
1 2!
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dcfil dc
udc udc D
U
u u
s s 
 
   
  
 (A12) 
Then ΔMdq= [ΔMd, ΔMq]T can be further expressed as: 
01, 0
0,1
  +
0
u Q
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in pu in out
i udc dc
pu in
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D D u
L G
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G G
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 (A13) 
The small-signal model for Q: 
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 (A14) 
The small-signal model for PLL: 
    
1
0,1Ppll Ipll uK K s D
s

  
      
  
PLLu
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G
u  (A15) 
[Δid, Δiq]T can be expressed as: 
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 (A16) 
Substitute (A15) into (A16), and [Δid, Δiq]T can be obtained: 
     
idqudq
dq θ1 xy θ2 xy0 PLLu pdqG
i C i + C i G u  (A17) 
Similarly, [Δupd, Δupq]T can be obtained as: 
  
1    
  
udquxy
pdq θ2 pxy0 PLLu θ1 pxy
G
u I C u G C u  (A18) 
[ΔMx, ΔMy]T can be expressed as: 
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Substituting (A14), (A17) and (A18) into (A13) yields: 
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Substituting (A7) and (A20) into (A19) yields: 
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Substitute (A7) and (A21) into (A5), and we can obtain the 
dq impedance as: 
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C. AC impedance of the HB-MMC 
The small-signal model of i: 
0
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 (A23) 
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14 
where 
22tot arm T TL L L K  ,
22tot arm T TR R R K  . 
Based on (9) in the context, Δevxy = [Δevx, Δevy]T are obtained: 
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 (A24) 
The small-signal model of  Σ
c
u  is [19]: 
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where, 
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The small-signal model of Δidiffxy2=[Δidiffx2, Δidiffy2]T is [19]: 
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 (A26) 
The small-signal model of Δidiff0 [19]: 
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 (A27) 
The small-signal models of PLL, Δidq and Δupdq are the same 
as the TL-VSC. The small-signal model for ACC is the same as 
(A20), then ΔMxy can be expressed as: 
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The small-signal model of CCSC: 
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where CC PC ICG K K s  . Didiff is the transfer function of the 
signal filter for the circulating current. 
Δidiffdq2 can be expressed as: 
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[ΔMx2, ΔMy2]T can be expressed as: 
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Substitute (A29) and (A30) into (A31), and we can get: 
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 (A32) 
By neglecting the deviation of DC active power, we get: 
 0 0 00 3 dc diff dc dcu i i u     (A33) 
Then we get a group of algebra equations in complex field: 
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 (A34) 
The direct analytical expression between Δupxy and Δixy is 
difficult to be obtained. However, we can iteratively solve (A34) 
in the numerical analysis software by frequency scanning. The 
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first two rows of 
-1
ii uu
G G  are related to the AC admittance. 
Then we can get the AC impedance of the HB-MMC as: 
    
1
1, 2 ,:TK

 -1
con ii uu
Z G G  (A35) 
D. AC impedance of the HY-MMC 
The AC impedance modeling for HY-MMC is similar to that 
of HB-MMC, except that the small-signal model of DC current 
controller ΔMdc should be considered. The small-signal model 
of AC current is same as (A23). The small-signal model of Δevxy 
is modified as:  
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 (A36) 
Similarly, ΔMdc shall appear in other small-signal models. 
For the total capacitor voltage: 
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For the second harmonic of the circulating current: 
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For the DC component of the circulating current: 
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The small-signal models for PLL, signal filters and CCSC are 
the same as those for HB-MMC. Difference mainly exists in the 
modeling of ACC and DCC. The average capacitor voltage is 
regulated in ACC and the DC voltage is regulated in DCC, the 
corresponding small-signal models should be modified. 
For ACC output, referring to (A20), ΔMdq can be obtained: 
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 (A40) 
where Duc is the transfer function for signal filter of the average 
capacitor voltage. Similar to (A28), ΔMxy can be further 
expressed as: 
       
Mxyuc
Σ
xy Mxyu pxy Mxyi xy θ3 Mdquc cG
M G u G i C G u  (A41) 
The small-signal model of DCC output is: 
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where dcin PIdc IIdcG K K s  , dcout POdc IOdcG K K s  . Dudc and 
Didc are the transfer functions of signal filters for the DC voltage 
and DC current. 
Referring to (A34), the group of algebra equations should be 
modified as (A43). The difference between (A34) and (A43) is 
highlighted. 
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 (A43) 
The expression of the AC impedance for the HY-MMC is the 
same as (A35). 
TABLE AI 
PARAMETERS OF THE TESTED SYSTEM 
Half-bridge 
/Hybrid 
MMC 
Rated DC voltage 640kV 
Rated capacity 1000MW 
Arm inductance 112mH 
Arm equivalent resistance 0.01Ω 
Number of FBSM/HBSM (HY-MMC) 100/100  
Number of HBSM (HB-MMC) 200 
Submodule capacitance 10 mF 
Two-level 
VSC 
Rated DC voltage 640kV 
Rated capacity 1000MW 
DC capacitance 0.3mF 
AC 
transformer 
Rated voltage grid/converter-side 400kV/352kV 
Leak inductance 15% 
AC system 
Rated voltage 400 kV 
Impedance (AC system 1, SCR=2) 80∠85.62°Ω 
Impedance (AC system 2, SCR=20) 8∠82.83°Ω 
TABLE AII 
CONTROL PARAMETERS OF THE CONVERTERS 
Control parameters VSCs 
PLL KPpll 80 
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KIpll 500 
ACC 
KPO 1(Inv.) 0.4 (Rec.) 
KIO 100(Inv.) 300 (Rec.) 
KPI 1 
KII 50 
DCC (for 
HY-MMC 
only) 
KPOdc 1.2 
KIOdc 800 
KPIdc 2 
KIIdc 100 
KUdcs 1 
Cutting-off 
frequencies 
for second-
order low-
pass signal 
filters 
active/reactive power 800Hz 
AC voltage 300Hz 
AC current 800Hz 
DC voltage 300Hz 
DC current 800Hz 
Sub-module capacitor voltage 500Hz 
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